

---

APPLICATION FOR UNITED STATES LETTERS PATENT

for

**METHOD AND APPARATUS FOR  
PROGRAMMABLE FIELD EMISSION DISPLAY**

by

**TIANHONG ZHANG  
AND  
ZHONGYI XIA**

---

"EXPRESS MAIL" MAILING LABEL

Number: EL291392962 Date of Deposit: 9.2.99

Pursuant to 37 C.F.R. § 1.10, I hereby certify that I am personally depositing this paper or fee with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above in a sealed envelope (a) having the above-numbered Express Mail label and sufficient postage affixed, and (b) addressed to the Assistant Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Date: 9.2.99

Signature

Printed Name

MUNA HERNANDEZ

## FIELD OF THE INVENTION

The present invention relates to electronic display technology, and more particularly to programmable field emission displays which, in at least one embodiment may incorporate infrared light-sensitive elements.

## BACKGROUND OF THE INVENTION

Field emission display ("FED") systems are well-known to those of ordinary skill in the art. FED technology represents one alternative means for providing relatively high-resolution displays for personal computers and the like, such as may also be provided by existing liquid crystal display ("LCD") technology.

Briefly characterized, present FED systems are most commonly implemented in the form of a plurality of discrete, selectively controllable cathodoluminescent devices arranged in an array so as to be able to present a viewable image comprising a plurality of individual picture elements ("pixels"). Known FED technology often utilizes semiconductor material (e.g., silicon) as a substrate to build active-matrix field emission displays ("AMFEDs"). An example of a known FED system is described in U.S. Patent No. 5,894,293 to Hush et al., entitled "Field Emission Display Having Pulsed Capacitance Current Control."

Due to, among other factors, physical dimension and fabrication processing considerations, a recognized issue in the implementation of FEDs is that of uniformity among the many discrete cathodoluminescent devices making up a functional display. That is, those of ordinary skill will appreciate that one or more operational parameters of semiconductor devices, such as the conductivity of a FET transistor or the behavior of a cathodoluminescent emitter tip, for example, may vary from device to device or pixel-to-pixel as a result of practically unavoidable variations in such characteristics as the size, shape, doping concentrations, and so on, of each individual device. As will hereinafter be described in further detail, FEDs are typically made up of a large number – perhaps up to many hundreds of thousands or even millions - of cathodoluminescent structures each having one or more features as small as 50 Angstroms. Commercial-scale fabrication of such structures with acceptable physical and electronic uniformity among their number is a known engineering challenge.

A further aspect of FED technology of relevance to the present disclosure is the potential applicability of FED technology to the field of infrared radiation detection and imaging. Specifically, it has been proposed by one or more of the present inventors that infrared radiation-sensitive elements may be incorporated into FED systems to provide infrared

1 detection and imaging capabilities. For example, it has been proposed to incorporate infrared-  
2 sensitive components into a FED system in order for such system to be responsive to impinging  
3 infrared radiation to display a graphical image reflecting the presence and intensity of the  
4 infrared radiation. Those of ordinary skill in the art will appreciate that such capabilities have  
5 potential application in, by way of example but not limitation, so-called "night-vision" equipment.

6 In embodiments of FED systems incorporating infrared-sensitive elements as proposed  
7 by the present inventors, an array of cathodoluminescent elements may be rendered  
8 responsive to the presence and intensity of impinging infrared radiation and thereby present a  
9 graphical image reflecting the infrared radiation.

10 Whereas conventional FED systems are susceptible to potentially unacceptable  
11 deficiencies relating to the problems of uniformity among the individual cathodoluminescent  
12 elements of which they are comprised, FED systems which additionally incorporate infrared-  
13 sensitive elements giving the systems additional capabilities and functionality are even more  
14 susceptible to uniformity problems. The additional infrared-sensitive elements are vulnerable to  
15 processing variation to an extent comparable to the elements comprising conventional FED  
16 systems. Moreover, the fabrication processes used to incorporate infrared-sensitive elements  
17 into a FED system can themselves worsen the problems with processing variations.

18 One proposed manner of addressing the problems of non-uniformity among a plurality of  
19 cathodoluminescent devices in a FED system involves providing external circuitry for adjusting,  
20 on a pixel-by-pixel basis, the voltage levels of the signals used to access each pixel. By  
21 adjusting the access voltage level individually for each pixel, the current through each  
22 cathodoluminescent element can be controlled. Non-uniformity in the performance among the  
23 plurality of cathodoluminescent devices can thus be compensated for with appropriate pixel-by-  
24 pixel adjustment.

25 In some cases, it may be undesirable to require external circuitry to compensate for  
26 non-uniformity in FED pixels. At the least, such circuitry is likely to increase the size, cost,  
27 complexity, and power consumption of a FED or a FED IR sensor. Furthermore, the digital  
28 signal processing overhead incurred by such circuitry can adversely impact the FED's  
29 performance.

3

## SUMMARY OF THE INVENTION

In view of the foregoing and other considerations, the present invention relates to a method and apparatus for providing a field emission infrared detector/display system incorporating programmable elements facilitating the compensation for pixel-by-pixel variation in a displayed image. Such compensation is particularly desirable where such variation results from the dimensional and processing variations which can be expected to arise in the fabrication of large numbers of cathodoluminescent elements in a given FED system.

In one embodiment of the invention, at least one programmable element is provided in association with the circuitry corresponding to each pixel of a FED display. As a typically one-time operation performed as one of the final stages of manufacture of an FED system, the plurality of programmable elements are pre-set to compensate for detected variations in the operation of the individual cathodoluminescent elements comprising the overall FED system. Once the programmable elements are so pre-set, more uniform performance, on a pixel-to-pixel basis, may be achieved.

In another embodiment of the invention, the programmable elements associated with circuitry corresponding to each pixel of and FED display is further capable of compensating for pixel-to-pixel variation arising out of the introduction of infrared-sensitive elements in the FED system.

## BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other features and aspects of the subject invention will be best understood with reference to a detailed description of a specific embodiment of the invention, which follows, when read in conjunction with the accompanying drawings, in which:

Figures 1 through 6 are cross-sectional views of a silicon substrate at successive times during the fabrication of a cathodoluminescent element in accordance with one embodiment of the invention;

Figure 7 is a cross-sectional view of a portion of a field emission display and infrared sensor in accordance with one embodiment of the invention, incorporating the cathodoluminescent element of Figures 1 through 6;

Figure 8 is a schematic diagram of a prior art control circuit for a cathodoluminescent element;

Figure 9 is a schematic diagram of a control circuit for a cathodoluminescent element in accordance with one embodiment of the invention;

Figure 10 is a schematic diagram of an array of cathodoluminescent elements in accordance with one embodiment of the invention;

Figures 11 through 17 are cross-sectional view of a silicon substrate at successive times during the fabrication of a cathodoluminescent element in accordance with an alternative embodiment of the invention; and

Figure 18 is a cross-sectional view of the cathodoluminescent element fabricated using the steps of Figures 11 through 17.

## DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS OF THE INVENTION

In the disclosure that follows, in the interest of clarity, not all features of actual implementations are described. It will of course be appreciated that in the development of any such actual implementation, as in any such project, numerous engineering and programming decisions must be made to achieve the developers' specific goals and subgoals (e.g., compliance with system- and business-related constraints), which will vary from one implementation to another. Moreover, attention will necessarily be paid to proper engineering and programming practices for the environment in question. It will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the field of field emission display technology.

Figure 7 is a cross-sectional view of a cathodoluminescent element 10 in accordance with one embodiment of the invention, with Figures 1 through 6 being cross-sectional views showing progressive stages in the process of fabricating device 10. It will be appreciated by those of ordinary skill in the art that element 10 is fabricated using standard semiconductor processing techniques. U.S. Patent No. 5,372,973 to Trung Doan et al., entitled "Method to Form Self-Aligned Gate Structures Around Cold Cathode Emitter Tips Using Chemical Mechanical Polishing Technology," commonly assigned to the Assignee of the present invention, discloses one method of fabricating FED elements suitable for the purposes of the present invention. The Doan et al. '973 patent is hereby incorporated by reference herein in its entirety.

Fabrication of cathodoluminescent element 10 begins with a P-type silicon substrate 12 into which N-type implant regions 14 and 16 are formed. As shown in Figure 2, the next step involves formation of an N-type silicon tip structure or emitter 18 atop N-type implant region 14. Those of ordinary skill in the art will appreciate that emitter 18 may be formed using well-known silicon etching techniques.

Next, as shown in Figure 3, an oxidation step is performed to form an insulating silicon dioxide ( $\text{SiO}_2$ ) layer 20. Portions of the  $\text{SiO}_2$  layer 20 are then etched away to expose substrate 12, as shown in Figure 4. In Figure 5, it can be seen that a layer 22 of platinum silicide (PtSi) is applied in the areas where  $\text{SiO}_2$  layer 20 is etched away. Those of ordinary skill in the art will appreciate that a junction between PtSi and p-type silicon is an infrared-sensitive structure; it is contemplated that other materials may be substituted for PtSi in accordance with the principles of the present invention, although PtSi is the presently preferred material. The effects of PtSi layer 22 on the operation of cathodoluminescent element 10 shall be hereinafter described in

1 further detail.

2 The final fabrication stages involve the selective formation of a conductive layer 24  
3 insulated from the remaining components of element 10 by a relatively thick oxide layer 26. This  
4 is shown in Figure 6. Both conductive layer 24 and oxide layer 26 are formed so as define an  
5 aperture 28 to expose emitter 18 from above substrate 12. In the presently preferred  
6 embodiment, conductive layer 24 is tungsten, although it is contemplated that other conductive  
7 materials may be suitable for the purposes of the present invention.

8 Referring again to Figure 7, cathodoluminescent element 10 cooperates with a display  
9 screen 30 mounted adjacent the substrate 12. In one embodiment, screen 30 is formed from a  
10 glass plate coated with a transparent conductive material to form an anode. A phosphor layer  
11 32 covers the exposed surface of this anode. As will be hereinafter described in further detail,  
12 when a given cathodoluminescent element 10 is activated, electrons emitted from tip structure  
13 18 are attracted to the anode and strike the phosphor layer 32, causing the phosphor layer 32  
14 to emit light at the impact site. The emitted light then passes through screen 30 where it is  
15 visible to a viewer.

16 Those of ordinary skill the art will appreciate that a practical FED will incorporate many  
17 thousands of cathodoluminescent elements such as element 10 in Figure 7. Typically, each  
18 picture element ("pixel") of a FED corresponds to one aperture 28 in conductive layer 24.  
19 Although only one emitter 18 is shown in element 10 of Figure 7, this is solely for clarity in the  
20 present disclosure. It is to be understood that a plurality of tip structures 18 may be associated  
21 with each aperture 28, such a plurality of tip elements 18 being collectively referred to as an  
22 "emitter 18" or an "emitter set 18."

23 Regarding the size of cathodoluminescent element 10 and its various components, in  
24 the presently preferred embodiment each substantially conical emitter in emitter set 18 is on the  
25 order of 0.3 to 2 microns tall and has a diameter at its tip of approximately 50 to 300  
26 Angstroms. Aperture 28 preferably has a diameter of approximately 0.2 to 1.0 microns.

27 As noted above, operation of cathodoluminescent element 10 involves emission of  
28 electrons from an emitter set 18. To induce such electron emission, conductive layer 24 is  
29 driven with a voltage of approximately 30-120 volts. The emitter set 18 may then be selectively  
30 activated by providing it with a current path to ground. The selective coupling allows electrons  
31 to be drawn from emitter set 18 by the grid voltage applied to conductive layer 24, assuming  
32 that the voltage differential between emitter set 18 and the conductive layer 24 is sufficiently  
33 high. The emitted electrons are attracted to the transparent anode layer applied to display

1 screen 30.

2 The brightness of the light produced in response to the emitted electrons depends in  
3 part upon the rate at which electrons strike phosphor layer 32, which in turn depends upon the  
4 magnitude of current flow through tip structure 18. The brightness of each pixel can thus be  
5 controlled by controlling the current flow through emitters 18.

6 Figure 8 is a schematic diagram showing a conventional cathodoluminescent element  
7 control arrangement. Again, for clarity a cathodoluminescent element 10 comprising only a  
8 single emitter structure 18 is represented in Figure 8, although in practical application a plurality  
9 of tip structures 18 comprising an emitter set would be provided for each pixel in the FED  
10 matrix. As shown in Figure 8, associated with each emitter set 18 are two transistors 42 and 44,  
11 which cooperate selectively couple emitter set 18 to ground, enabling a current  $I_{d2}$  to flow from  
12 emitter set 18 through transistor 44 to ground.

13 In particular, activation of element 10 involves assertion of a row select signal on the  
14 drain terminal 46 of transistor 42 and a column select signal on the gate terminal 48 of  
15 transistor 42. Application of the column select causes transistor 42 to turn on, enabling a  
16 current  $I_{d1}$  to flow between the source and drain of transistor 42, and effectively couples the row  
17 select signal present at drain terminal 46 of transistor 42 to the gate terminal 50 of transistor 44.  
18 Application of the row select signal to the gate 50 of transistor 44, in turn, causes transistor 44  
19 to turn on, thereby establishing a path for current  $I_{d2}$  to ground. Those of ordinary skill in the art  
20 will appreciate, as noted above, that the magnitude of current  $I_{d2}$  determines the rate of  
21 emission of electrons from emitter set 18.

22 Figure 8 also shows schematically the presence of platinum silicide (PtSi) layer 22 in  
23 cathodoluminescent element 10. It is to be understood that PtSi layer 22 is only necessary in  
24 element 10 if it is desired to render the element sensitive to infrared radiation. In instances  
25 where infrared sensitivity is not desired, PtSi layer 22 may be omitted. Those of ordinary skill in  
26 the art will appreciate that in such implementations, element 22 in Figure 8 would represent a  
27 simple ohmic resistance in the current path between emitter set 18 and ground.

28 Since PtSi is sensitive to infrared light (i.e., its conductivity is modulated based on the  
29 level of exposure to infrared radiation, sometimes referred to as thermal radiation), the  
30 magnitude of current  $I_{d2}$  will be affected by the amount of infrared radiation to which element 10  
31 is exposed. Accordingly, it has been shown by the inventors that element 10 can function not  
32 only as a device for displaying an image under control of row and column select voltages to  
33 terminals 46 and 48, but also as an infrared sensing element. That is, the intensity of electrons

8



1 emitted from emitter set 18, and hence the intensity of light produced at phosphor layer 32, will  
2 reflect the intensity of infrared light to which element 10 is exposed.

3 Those of ordinary skill in the semiconductor art will appreciate that one or more  
4 operational parameters of transistors can vary as a result of process variations including  
5 variations in the size, shape, composition, doping concentrations and the like. The conductivity  
6 of a field-effect transistor (FET) in response to a voltage applied to its gate is one such  
7 operational parameter that is susceptible to process variation. That is, the respective  
8 conductivities of any two given FETs in response to a given gate voltage may differ as a result  
9 of process variation. This is sometimes expressed in terms of how "hard" a transistor turns on in  
10 response to a given gate voltage. In general, a higher gate voltage will tend to turn a transistor  
11 on to a greater extent, i.e., "harder," thereby effectively reducing the resistivity of the transistor  
12 and thereby increasing the amount of current conducted through the transistor. Processing  
13 variation, however, can lead to situations where two transistors – even two transistors  
14 fabricated at the same time on a single integrated circuit – do not turn on to the same degree  
15 and pass the same magnitude of current in response to the same gate voltage.

16 As noted above, to achieve a practically useful FED or infrared sensor, an array of a  
17 large number of elements 10 must be provided, along with corresponding control circuitry for  
18 activating individual ones of elements 10 in such array. Process variation such as described  
19 above, however, may exist and be manifested as non-uniformity in the operational response of  
20 individual elements 10 to applied control signals, and can be substantial enough to result in  
21 non-uniformity in the image ultimately displayed on display screen 30.

22 One method of addressing the uniformity problem involves compensating for process  
23 variation through careful adjustment of the voltage level of the column select signal applied to  
24 gate terminal 48 of transistors 42 each element 10 in an array. By controlling the gate voltage  
25 for transistor 42 for each element 10 in the array, the degree to which each transistor 42 is  
26 turned on can be adjusted. This results in adjustment of the magnitude of current  $I_{d1}$  flowing  
27 between drain terminal 46 of transistor 42, which in turn results in adjustment of the degree to  
28 which transistor 44 turns on and hence the magnitude of current  $I_{d2}$  conducted between emitter  
29 set 18 and ground potential.

30 A perceived drawback to the aforementioned method of improving uniformity among an  
31 array of cathodoluminescent elements 10 is the additional circuitry and processing overhead  
32 required by such an approach. For each pixel in the display, some amount of memory (e.g.,  
33 eight to twelve bits) must be allocated for storing a unique digital value reflecting a desired

1 voltage level for that pixel's column control signal. When it is desired to activate a given pixel,  
2 the memory must be accessed to get this pixel's voltage information. Selecting circuitry must  
3 then generate a column select voltage to be applied to the column select terminal 48 for that  
4 pixel, with the level of this voltage corresponding to the pixel data retrieved from memory.  
5 Those of ordinary skill in the art will appreciate that this processing overhead can be quite  
6 substantial for arrays which may contain many hundreds of thousands of elements 10 and  
7 which are required to operate at very fast refresh rates (i.e., each pixel being accessed and  
8 activated perhaps many times each second).

9 In accordance with a significant aspect of the present invention, therefore, a  
10 programmable element 43 is provided for each cathodoluminescent element 10, eliminating the  
11 need for peripheral memory and digital signal processing circuitry described above. Referring to  
12 Figure 9, there is shown a cathodoluminescent element 10' in which a programmable element  
13 43 is substituted for FET transistor 42 described with reference to Figure 7. In one embodiment,  
14 and as is shown in Figure 9, programmable element 43 is essentially a floating gate transistor,  
15 sometimes referred to as a flash memory cell, capable of being "programmed" or conditioned to  
16 retain a charge on its floating gate, which is designated with reference numeral 52 in Figure 9.

17 In essence, as will hereinafter be described in further detail, programmable element 43  
18 functions to derive a level-compensated voltage from the row select signal asserted on terminal  
19 46 and apply this level-compensated voltage to the gate 50 of transistor 44. The amount of  
20 level-compensation performed by programmable element 43, in turn, is determined by the  
21 amount of charge stored on its floating gate 52, since the amount of charge stored on floating  
22 gate 52 alters the conductivity of the conductive path established between terminal 46 and gate  
23 50 of transistor 44. By deriving the level-compensated voltage from the applied row select  
24 signal for each cathodoluminescent element 10', substantially uniform currents  $I_{d2}$  can be  
25 achieved in all elements 10' from common row select and column select signal voltage levels  
26 despite process variations associated with transistors 44 which would otherwise lead to non-  
27 uniformity in their responses.

28 ~~Those of ordinary skill in the art will appreciate that programmable element 43 is~~  
29 ~~conventionally used for storage of binary digital data (where charge is either stored on floating~~  
30 ~~gate 52 or is not). However, it has been shown in the prior art that such devices can be used for~~  
31 ~~the purposes of storing analog data, where not merely the presence or absence of charge can~~  
32 ~~be detected, but further where the level of stored charge can be detected when "reading" the~~  
33 ~~cell. See, for example, Min-hwa Chi et al., "Multi-Level Flash/EPROM Memories: New Self-~~

1 Convergent Programming Methods for Low-Voltage Applications," *IEEE IEDM*, 1995. <<  
2 ***Inventors: Can you provide more complete bibliographic information about this***  
3 ***reference? >>***

4 Operation of cathodoluminescent element 10' in accordance with the presently disclosed  
5 embodiment of the invention is as follows: First, programmable element must be "programmed"  
6 to store a desired voltage. The desired voltage is determined by conventional means, in which  
7 the response of the cell to application of row and column select signals is compared with the  
8 responses of other cells in an array. If, due to process variations, a given element 10' has a  
9 particularly high operating current  $I_{d2}$  relative to other elements in an array, less charge may  
10 need to be stored on floating gate 52. On the other hand, if a given element has particularly low  
11 operating current  $I_{d2}$  relative to others in the array, a larger charge may be stored on floating  
12 gate 52. In any event, the amount of charge stored on floating gate 52 alters the operational  
13 parameters of programmable element 43 in that it determines the conductivity of programmable  
14 element 43 and establishes a limit on the magnitude of operating current  $I_{d2}$  flowing through  
15 programmable element 43 in response to given row select and column select voltage levels.  
16 Stated differently, the amount of charge stored on floating gate 52 determines the degree of  
17 level compensation performed by programmable element 43 on the row select signal before  
18 applying this level-compensated row select signal to the gate of transistor 44.

19 Programmable element 43 may be conditioned, i.e., programmed, in any conventional  
20 manner. In one embodiment, programming involves applying a constant (e.g., 5V) voltage to  
21 the drain terminal 46 of programmable element 43 while a sequence of one or more positive  
22 voltage pulses are applied to the gate terminal 48. Each pulse applied to the gate increases the  
23 level of charge stored on floating gate 52 by some incremental amount. Such a process is  
24 described, for example, in H Gotou, "An Experimental Confirmation of Automatic Threshold  
25 Voltage Convergence in a Flash Memory Using Alternating Word-Line Voltage Pulses," *IEEE*  
26 *Electron Device Letters*, vol. 18, no. 10, October 1997, pp. 503-505.

27 Figure 10 depicts a portion of a FED/infrared sensor array 54 in accordance with the  
28 presently disclosed embodiment of the invention. In particular, Figure 10 shows four  
29 cathodoluminescent elements 10'-1, 10'-2, 10'-3, and 10'-4. Elements 10'-1 and 10'-3 are  
30 coupled to a common column select line 56; elements 10'-2 and 10'-4 are coupled to a common  
31 column select line 58. Similarly, elements 10'-1 and 10'-2 are coupled to a common row select  
32 line 60 while elements 10'-3 and 10'-4 are coupled to a common row select line 62.

33 Prior to operation as either a FED or an infrared sensor, each element 10' in array 54

1 must be calibrated so as to achieve uniformity in their respective responses to applied row and  
2 column select signals, as described above. As noted above, such calibration essentially  
3 involves comparing the responses of each element 10' to common select signals and storing  
4 unique voltages on the floating gate 52 of each element's programmable element 43 to reflect  
5 its performance relative to the others in the array.

6 In normal operation, each individual element 10' in array 54 is activated through  
7 assertion of the appropriate row and column select signals. For example, activation of element  
8 10'-3 would entail assertion of row select signal 62 and column select signal 56, while row  
9 select line 60 and column select line 58 are held low (unasserted). Advantageously, in  
10 accordance with one aspect of the present invention, the voltage levels of row and column  
11 select signals may be the same for each element 10' in the array, and need not be custom-  
12 adjusted on an element-by-element basis. This is because the magnitude of current  $I_{d2}$  through  
13 each programmable element, and hence indirectly the magnitude of current  $I_{d1}$  through  
14 transistor 44, is determined by the amount of charge stored in each programmable element 43.

15 Turning now to Figures 11 through 18, there are shown cross-sectional views of a  
16 cathodoluminescent element 10' in accordance with the presently disclosed embodiment of the  
17 invention at various stages of the process of fabrication. It is to be understood that components  
18 shown in Figures 11 through 18 which are the same as those previously described with  
19 reference to Figures 1 through 7 have retained identical reference numerals.

20 Figure 11 shows the first stage of the fabrication process, in which an N-type region 14  
21 is implanted in a P-type silicon substrate 12. Figure 12 shows the device following formation of  
22 one or more substantially conical emitter structures 18 over N-type well 14. Next, as shown in  
23 Figure 13, a pair of field-oxide elements 64 are formed, and as shown in Figure 14, a plurality of  
24 N+ wells 16 are implanted. N+ wells 16 will form the source and drain regions for programmable  
25 elements 43 and transistors 44 in device 10'.

26 Figure 15 shows a thin oxide layer 66 formed over the region including N+ wells 16.  
27 Additionally, Figure 15 shows two polysilicon gates having been formed. A first of these  
28 polysilicon gates, designated with reference numeral 68 in Figure 15, will become the gate of  
29 transistor 44 in device 10'. The second poly gate is designated with reference numeral 52 since  
30 it is the floating gate of programmable element 43, as previously discussed with reference to  
31 Figure 9.

32 Figure 16 shows another insulating oxide layer 70 formed over the entire device, with a  
33 polysilicon gate 72 formed above floating gate 52. Gate 72 is the true (as opposed to floating)

1 gate of programmable element 43. As shown in Figure 17, a portion of oxide layer 70 is etched  
2 away to permit deposition of a platinum silicide (PtSi) layer 22.

3 Those of ordinary skill in the art will appreciate that inclusion of PtSi layer 22 renders  
4 cathodoluminescent device 10' sensitive to exposure to infrared light, with the conductivity of  
5 the PtSi varying in response to application of infrared light. It is contemplated that in alternative  
6 embodiments of the invention, insofar as the invention relates to programmable elements 43,  
7 the PtSi may be omitted. Those of ordinary skill in the art will appreciate that in an embodiment  
8 not including PtSi element 22, there would be a simple ohmic path between transistor 44 and  
9 ground. Such an implementation would be appropriate in applications in which infrared  
10 sensitivity was not required.

11 Figure 18 shows the final cross-sectional structure of element 10' in accordance with the  
12 presently disclosed embodiment of the invention. After PtSi element 22 is formed, a thick layer  
13 of oxide 74 is grown and selectively etched away to form aperture 28. Thereafter, a number of  
14 metal (e.g., tungsten) features are formed, including grid 24, a gate contact 76 for transistor 44,  
15 gate contact 48 for transistor 42', and a drain contact 46 for programmable element 43.